ASM
// SIM
File
⬇
Save JSON
Ctrl+S
⬆
Load JSON
Ctrl+O
📤
Export Verilog
✕
Clear Canvas
Edit
↩
Undo
Ctrl+Z
↪
Redo
Ctrl+Y
View
☀
Toggle Theme
⊕
Center Canvas
⊡
Reset Zoom
ASM Reference
Help
About
CLK 0
↺ Reset
← Back
→ Step
▶ Run
Speed
⊕
↩
↪
Info
Close
Blocks
State Box
Decision Box
Cond. Output
Click a block to edit
Drop blocks here
Drag State, Decision, or Output blocks from the left panel
VARS
LOG
Set variables then run